A Brief Compendium of On Chip Memory Highlighting the Tradeoffs Implementing SRAM, STT-RAM, or eDRAM

نویسنده

  • Justin Bates
چکیده

On chip memory or cache is an important piece of technology associated with lower energy consumption and increased system performance. The different configurations and technology types reveal many tradeoffs to be considered for optimizing a system designed for the consumer. The three main types of cache tech SRAM, STT-RAM, and eDRAM will be defined, and discussion will reveal what makes them good at their specializations. Fundamental metrics like mapping, associativity, volatile or non-volatile and MOSFETS as well as interesting designs and protocols like MESI will be detailed. By the end of this paper you should gain a deeper understanding of the pros and cons of different cache configurations and reasons behind implementing them. Keywords— Device Tech., Energy Consumption, IPC, Cache Latency, Area overhead, GB, SRAM, STT-RAM, eDRAM, Capacity, Protocol, MESI, MOSFET, MTJ, CPU, MLC, Associativity

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Review of STT-RAM, SRAM, and eDRAM and Methods of Optimization for Computer Architecture

The following Capstone Report seeks to outline difference in cache designs but more thoroughly into the computer architecture of STT-RAM, SRAM, eDRAM. It begins by outlining the use of cache followed by the different protocols for implementation including: direct mapping, fully associative, and set associative configurations. An area of interest in this study is implementing STT-RAM over SRAM b...

متن کامل

Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM

Abstract Large last-level caches (LCs) are frequently used to bridge the performance and power gap between processor and memory. Although traditional processors implement caches as SRAMs, technologies such as STT-RAM (MRAM), and eDRAM have been used and/or considered for the implementation of LCs. Each of these technologies has inherent weaknesses: SRAM is relatively low density and has high le...

متن کامل

Energy Optimizations of SRAM and STT-RAM Multi-Level Caches from 1995-2016

This paper reviews the cache designs of processors from 1995 until today, studying the development of multi-level caches, especially the chosen device technology, and how it has evolved with the needs of multi-core processors. It is found that SRAM, while fast, has the drawbacks of high energy use and a constant need for power, making it power for storage over an extended time. STT-RAM enters t...

متن کامل

STT-RAM, SRAM, BRAM, ReRAM, and eDRAM Analysis of Their Advantages and Disadvantages

Multilevel cache became an essential part of improving processor performance as well as keeping the costs of manufacturing down. In this paper we will analyze ten different cache configurations that include SRAM, STT-RAM, ReRAM, eDRAM, and BRAM. We are going to analyze their advantages and disadvantages over one another and compare their energy consumption and cache latency. We will also cover ...

متن کامل

Comparison of Energy and Performance Efficiency of Recent Cache Configuration Trends and Designs

Over the past ten years cache configurations and their designs have increased in importance, energy efficiency, speed, and in other aspects as well. The goal of this paper is to discuss the energy and performance efficiency of different cache designs throughout the years. A good scale efficiency for a cache could be considered a measure of its latency and energy consumption. To optimize cache e...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016